mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-03 21:09:12 +00:00 
			
		
		
		
	xaiger: promote abc9_keep wires
This commit is contained in:
		
							parent
							
								
									1dce798dc5
								
							
						
					
					
						commit
						1826370b3a
					
				
					 1 changed files with 1 additions and 1 deletions
				
			
		| 
						 | 
				
			
			@ -156,7 +156,7 @@ struct XAigerWriter
 | 
			
		|||
 | 
			
		||||
		// promote keep wires
 | 
			
		||||
		for (auto wire : module->wires())
 | 
			
		||||
			if (wire->get_bool_attribute(ID::keep))
 | 
			
		||||
			if (wire->get_bool_attribute(ID::keep) || wire->get_bool_attribute(ID::abc9_keep))
 | 
			
		||||
				sigmap.add(wire);
 | 
			
		||||
 | 
			
		||||
		for (auto wire : module->wires()) {
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue