mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-06 06:03:23 +00:00
Added support for SystemVerilog packages with localparam definitions
This commit is contained in:
parent
3380281e15
commit
178ff3e7f6
7 changed files with 53 additions and 1 deletions
|
@ -304,6 +304,8 @@ RTLIL::Design::~Design()
|
|||
{
|
||||
for (auto it = modules_.begin(); it != modules_.end(); ++it)
|
||||
delete it->second;
|
||||
for (auto n : packages)
|
||||
delete n;
|
||||
}
|
||||
|
||||
RTLIL::ObjRange<RTLIL::Module*> RTLIL::Design::modules()
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue