mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-03 00:28:08 +00:00
Update CHANGELOG and README
Signed-off-by: David Shah <dave@ds0.me>
This commit is contained in:
parent
abc155715d
commit
1746b6373b
2 changed files with 3 additions and 0 deletions
|
@ -50,6 +50,7 @@ Yosys 0.9 .. Yosys 0.9-dev
|
|||
- "synth_ecp5" to now infer DSP blocks (-nodsp to disable, experimental)
|
||||
- "synth_ice40 -dsp" to infer DSP blocks
|
||||
- Added latch support to synth_xilinx
|
||||
- Added support for SystemVerilog typedefs
|
||||
|
||||
Yosys 0.8 .. Yosys 0.9
|
||||
----------------------
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue