mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-29 07:27:58 +00:00
Add a simple example for Spartan 6
This commit is contained in:
parent
a66f17b6a7
commit
173c975894
5 changed files with 47 additions and 0 deletions
14
examples/mimas2/example.v
Normal file
14
examples/mimas2/example.v
Normal file
|
@ -0,0 +1,14 @@
|
|||
module example(
|
||||
input wire CLK,
|
||||
output wire [7:0] LED
|
||||
);
|
||||
|
||||
reg [27:0] ctr;
|
||||
initial ctr = 0;
|
||||
|
||||
always @(posedge CLK)
|
||||
ctr <= ctr + 1;
|
||||
|
||||
assign LED = ctr[27:20];
|
||||
|
||||
endmodule
|
Loading…
Add table
Add a link
Reference in a new issue