mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-24 20:16:01 +00:00
Code Activity

Option to disable verific VHDL support

Browse source
This commit is contained in:
Miodrag Milanovic 2021-10-20 10:02:58 +02:00
parent 69b2b13ddd
commit 17269ae59b
3 changed files with 50 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/verific/Makefile.inc
View file

@ -10,9 +10,11 @@ EXTRA_TARGETS += share/verific
share/verific:
$(P) rm -rf share/verific.new
$(Q) mkdir -p share/verific.new
ifneq ($(DISABLE_VERIFIC_VHDL),1)
$(Q) cp -r $(VERIFIC_DIR)/vhdl_packages/vdbs_1987/. share/verific.new/vhdl_vdbs_1987
$(Q) cp -r $(VERIFIC_DIR)/vhdl_packages/vdbs_1993/. share/verific.new/vhdl_vdbs_1993
$(Q) cp -r $(VERIFIC_DIR)/vhdl_packages/vdbs_2008/. share/verific.new/vhdl_vdbs_2008
endif
$(Q) chmod -R a+rX share/verific.new
$(Q) mv share/verific.new share/verific