3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-01 14:47:53 +00:00

Migrate build system to CMake

See #5895 for details.

This commit does not include CI or documentation changes.
This commit is contained in:
Catherine 2026-05-12 05:33:04 +00:00
parent 4c8e61a52b
commit 16af8cbcc5
206 changed files with 5170 additions and 2294 deletions

View file

@ -0,0 +1,52 @@
yosys_pass(synth_intel
synth_intel.cc
REQUIRES
abc
abc9
autoname
blackbox
check
clean
deminout
dfflegalize
flatten
fsm
hierarchy
iopadmap
memory
memory_bram
memory_map
opt
opt_clean
opt_expr
peepopt
proc
read_verilog
setundef
stat
techmap
tribuf
wreduce
write_blif
write_verilog
DATA_DIR
intel
DATA_FILES
common/m9k_bb.v
common/altpll_bb.v
common/brams_m9k.txt
common/brams_map_m9k.v
common/ff_map.v
max10/cells_sim.v
max10/cells_map.v
cyclone10lp/cells_sim.v
cyclone10lp/cells_map.v
cycloneiv/cells_sim.v
cycloneiv/cells_map.v
cycloneive/cells_sim.v
cycloneive/cells_map.v
)