mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

verilog_backend: Do not run bwmuxmap even if in expr mode

Browse source 
While bwmuxmap generates equivalent logic, it doesn't propagate x bits
in the same way, which can be relevant when writing verilog.
This commit is contained in:
Jannis Harder 2023-02-13 14:00:38 +01:00
parent 6d021f04d4
commit 160eeab2bb
1 changed files with 0 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
backends/verilog/verilog_backend.cc
View file

@ -2329,7 +2329,6 @@ struct VerilogBackend : public Backend {
if (!noexpr) { if (!noexpr) {
Pass::call(design, "bmuxmap"); Pass::call(design, "bmuxmap");
Pass::call(design, "demuxmap"); Pass::call(design, "demuxmap");
Pass::call(design, "bwmuxmap");
} }
Pass::call(design, "clean_zerowidth"); Pass::call(design, "clean_zerowidth");
log_pop(); log_pop();