mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-17 16:52:16 +00:00
Code Activity

verilog_parser: fix locations of warnings for restrict keyword

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-08-13 10:56:48 +02:00
parent 910ff3ff36
commit 1603828b30
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
frontends/verilog/verilog_parser.y
View file

@ -2585,7 +2585,7 @@ assert:
node->str = *$1; node->str = *$1;
} }
if (!$3) if (!$3)
warn_at_loc(@$, "SystemVerilog does not allow \"restrict\" without \"property\"."); warn_at_loc(@3, "SystemVerilog does not allow \"restrict\" without \"property\".");
} | } |
opt_sva_label TOK_RESTRICT opt_property TOK_LPAREN TOK_EVENTUALLY expr TOK_RPAREN TOK_SEMICOL { opt_sva_label TOK_RESTRICT opt_property TOK_LPAREN TOK_EVENTUALLY expr TOK_RPAREN TOK_SEMICOL {
if (mode->norestrict) { if (mode->norestrict) {
@ -2596,7 +2596,7 @@ assert:
node->str = *$1; node->str = *$1;
} }
if (!$3) if (!$3)
warn_at_loc(@$, "SystemVerilog does not allow \"restrict\" without \"property\"."); warn_at_loc(@3, "SystemVerilog does not allow \"restrict\" without \"property\".");
}; };
assert_property: assert_property: