mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-03 21:09:12 +00:00
Code Activity

$__ABC_REG to have WIDTH parameter

Browse source
This commit is contained in:
Eddie Hung 2019-09-19 19:37:45 -07:00
parent e09f80479e
commit 1602516a8b
2 changed files with 18 additions and 17 deletions
Download patch file Download diff file Expand all files Collapse all files

32
techlibs/xilinx/abc_map.v
View file

@ -308,15 +308,15 @@ __CELL__ #(
if (AREG == 0 && MREG == 0 && PREG == 0)
assign iA = A, pA = 1'bx;
else
\$__ABC_DSP48E1_REG rA (.I(A), .O(iA), .Q(pA));
\$__ABC_REG #(.WIDTH(30)) rA (.I(A), .O(iA), .Q(pA));
if (BREG == 0 && MREG == 0 && PREG == 0)
assign iB = B, pB = 1'bx;
else
\$__ABC_DSP48E1_REG rB (.I(B), .O(iB), .Q(pB));
\$__ABC_REG #(.WIDTH(18)) rB (.I(B), .O(iB), .Q(pB));
if (CREG == 0 && PREG == 0)
assign iC = C, pC = 1'bx;
else
\$__ABC_DSP48E1_REG rC (.I(C), .O(iC), .Q(pC));
\$__ABC_REG #(.WIDTH(48)) rC (.I(C), .O(iC), .Q(pC));
if (DREG == 0)
assign iD = D;
else if (techmap_guard)
@ -328,12 +328,12 @@ __CELL__ #(
if (PREG == 0) begin
assign pP = 1'bx;
if (MREG == 1)
\$__ABC_DSP48E1_REG rM (.Q(pM));
\$__ABC_REG rM (.Q(pM));
else
assign pM = 1'bx;
end
else begin
\$__ABC_DSP48E1_REG rP (.Q(pP));
\$__ABC_REG rP (.Q(pP));
assign pM = 1'bx;
end
@ -356,32 +356,32 @@ __CELL__ #(
if (AREG == 0 && ADREG == 0 && MREG == 0 && PREG == 0)
assign iA = A, pA = 1'bx;
else
\$__ABC_DSP48E1_REG rA (.I(A), .O(iA), .Q(pA));
\$__ABC_REG #(.WIDTH(30)) rA (.I(A), .O(iA), .Q(pA));
if (BREG == 0 && MREG == 0 && PREG == 0)
assign iB = B, pB = 1'bx;
else
\$__ABC_DSP48E1_REG rB (.I(B), .O(iB), .Q(pB));
\$__ABC_REG #(.WIDTH(18)) rB (.I(B), .O(iB), .Q(pB));
if (CREG == 0 && PREG == 0)
assign iC = C, pC = 1'bx;
else
\$__ABC_DSP48E1_REG rC (.I(C), .O(iC), .Q(pC));
\$__ABC_REG #(.WIDTH(48)) rC (.I(C), .O(iC), .Q(pC));
if (DREG == 0 && ADREG == 0)
assign iD = D, pD = 1'bx;
else
\$__ABC_DSP48E1_REG rD (.I(D), .O(iD), .Q(pD));
\$__ABC_REG #(.WIDTH(25)) rD (.I(D), .O(iD), .Q(pD));
if (PREG == 0) begin
if (MREG == 1)
\$__ABC_DSP48E1_REG rM (.Q(pM));
\$__ABC_REG rM (.Q(pM));
else begin
assign pM = 1'bx;
if (ADREG == 1)
\$__ABC_DSP48E1_REG rAD (.Q(pAD));
\$__ABC_REG rAD (.Q(pAD));
else
assign pAD = 1'bx;
end
end
else
\$__ABC_DSP48E1_REG rP (.Q(pP));
\$__ABC_REG rP (.Q(pP));
if (MREG == 0 && PREG == 0)
assign mP = oP, mPCOUT = oPCOUT;
@ -402,15 +402,15 @@ __CELL__ #(
if (AREG == 0 && PREG == 0)
assign iA = A, pA = 1'bx;
else
\$__ABC_DSP48E1_REG rA (.I(A), .O(iA), .Q(pA));
\$__ABC_REG #(.WIDTH(30)) rA (.I(A), .O(iA), .Q(pA));
if (BREG == 0 && PREG == 0)
assign iB = B, pB = 1'bx;
else
\$__ABC_DSP48E1_REG rB (.I(B), .O(iB), .Q(pB));
\$__ABC_REG #(.WIDTH(18)) rB (.I(B), .O(iB), .Q(pB));
if (CREG == 0 && PREG == 0)
assign iC = C, pC = 1'bx;
else
\$__ABC_DSP48E1_REG rC (.I(C), .O(iC), .Q(pC));
\$__ABC_REG #(.WIDTH(48)) rC (.I(C), .O(iC), .Q(pC));
if (MREG == 1 && techmap_guard)
$error("Invalid DSP48E1 configuration: MREG enabled but USE_MULT == \"NONE\"");
assign pM = 1'bx;
@ -421,7 +421,7 @@ __CELL__ #(
$error("Invalid DSP48E1 configuration: ADREG enabled but USE_DPORT == \"FALSE\"");
assign pAD = 1'bx;
if (PREG == 1)
\$__ABC_DSP48E1_REG rP (.Q(pP));
\$__ABC_REG rP (.Q(pP));
else
assign pP = 1'bx;

3
techlibs/xilinx/abc_unmap.v
View file

@ -27,7 +27,8 @@ module \$__ABC_LUT7 (input A, input [6:0] S, output Y);
assign Y = A;
endmodule
module \$__ABC_DSP48E1_REG (input [47:0] I, output [47:0] O, output Q);
module \$__ABC_REG (input [WIDTH-1:0] I, output [WIDTH-1:0] O, output Q);
parameter WIDTH = 1;
assign O = I;
endmodule
(* techmap_celltype = "$__ABC_DSP48E1_MULT_P_MUX $__ABC_DSP48E1_MULT_PCOUT_MUX $__ABC_DSP48E1_MULT_DPORT_P_MUX $__ABC_DSP48E1_MULT_DPORT_PCOUT_MUX $__ABC_DSP48E1_P_MUX $__ABC_DSP48E1_PCOUT_MUX" *)