mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-29 12:49:03 +00:00
Code Activity

Fix "make vgtest" so it runs to the end (but now it fails ;)

Browse source 
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
This commit is contained in:
Claire Xenia Wolf 2021-09-22 17:34:20 +02:00
parent 3931b3a03f
commit 15fb0107dc
40 changed files with 79 additions and 79 deletions
Download patch file Download diff file Expand all files Collapse all files

8
tests/simple/module_scope_case.v
View file

@ -1,11 +1,11 @@
module top(
module module_scope_case_top(
input wire x,
output reg y
);
always @* begin
case (top.x)
1: top.y = 0;
0: top.y = 1;
case (module_scope_case_top.x)
1: module_scope_case_top.y = 0;
0: module_scope_case_top.y = 1;
endcase
end
endmodule