3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-07 03:31:24 +00:00

Fix "make vgtest" so it runs to the end (but now it fails ;)

Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
This commit is contained in:
Claire Xenia Wolf 2021-09-22 17:34:20 +02:00
parent 3931b3a03f
commit 15fb0107dc
40 changed files with 79 additions and 79 deletions

View file

@ -1,6 +1,6 @@
`default_nettype none
module top(inp, out1, out2, out3);
module func_block_top(inp, out1, out2, out3);
input wire [31:0] inp;
function automatic [31:0] func1;