mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-08 17:01:57 +00:00
Code Activity

Fix "make vgtest" so it runs to the end (but now it fails ;)

Browse source 
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
This commit is contained in:
Claire Xenia Wolf 2021-09-22 17:34:20 +02:00
parent 3931b3a03f
commit 15fb0107dc
40 changed files with 79 additions and 79 deletions
Download patch file Download diff file Expand all files Collapse all files

6
tests/simple/attrib07_func_call.v.DISABLED
View file

@ -1,4 +1,4 @@
function [7:0] do_add;
function [7:0] attrib07_do_add;
input [7:0] inp_a;
input [7:0] inp_b;
@ -6,7 +6,7 @@ function [7:0] do_add;
endfunction
module foo(clk, rst, inp_a, inp_b, out);
module attri07_foo(clk, rst, inp_a, inp_b, out);
input wire clk;
input wire rst;
input wire [7:0] inp_a;
@ -15,7 +15,7 @@ module foo(clk, rst, inp_a, inp_b, out);
always @(posedge clk)
if (rst) out <= 0;
else out <= do_add (* combinational_adder *) (inp_a, inp_b);
else out <= attrib07_do_add (* combinational_adder *) (inp_a, inp_b);
endmodule