mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 03:32:29 +00:00 
			
		
		
		
	Release version 0.58
This commit is contained in:
		
							parent
							
								
									47ca09a016
								
							
						
					
					
						commit
						157aabb583
					
				
					 3 changed files with 20 additions and 4 deletions
				
			
		
							
								
								
									
										18
									
								
								CHANGELOG
									
										
									
									
									
								
							
							
						
						
									
										18
									
								
								CHANGELOG
									
										
									
									
									
								
							|  | @ -2,8 +2,24 @@ | |||
| List of major changes and improvements between releases | ||||
| ======================================================= | ||||
| 
 | ||||
| Yosys 0.57 .. Yosys 0.58-dev | ||||
| Yosys 0.57 .. Yosys 0.58 | ||||
| -------------------------- | ||||
|  * Various | ||||
|     - Run ABC passes in parallel. | ||||
|     - Extending support for buffer normalization. | ||||
|     - Overhaul of logging APIs. | ||||
|     - read_blif: Represent sequential elements with gate cells. | ||||
|     - Support multiple lib files in abc9_exe. | ||||
| 
 | ||||
|  * New commands and options | ||||
|     - Added "-wireshape" option to "show" command to allow | ||||
|       control the shape of wire nodes. | ||||
|     - Added "-relativeshare" option to "read_verilog", "synth" | ||||
|       and "techmap" pass for synthesis reproducibility testing. | ||||
|     - "write_rtlil" pass no longer sorts design, added "-sort" | ||||
|       option to match old behavior | ||||
|     - Added "-sva-continue-on-err" to "verific" pass to allow | ||||
|       processing designs that includes unsupported SVA. | ||||
| 
 | ||||
| Yosys 0.56 .. Yosys 0.57 | ||||
| -------------------------- | ||||
|  |  | |||
							
								
								
									
										4
									
								
								Makefile
									
										
									
									
									
								
							
							
						
						
									
										4
									
								
								Makefile
									
										
									
									
									
								
							|  | @ -164,7 +164,7 @@ ifeq ($(OS), Haiku) | |||
| CXXFLAGS += -D_DEFAULT_SOURCE | ||||
| endif | ||||
| 
 | ||||
| YOSYS_VER := 0.57+268 | ||||
| YOSYS_VER := 0.58 | ||||
| YOSYS_MAJOR := $(shell echo $(YOSYS_VER) | cut -d'.' -f1) | ||||
| YOSYS_MINOR := $(shell echo $(YOSYS_VER) | cut -d'.' -f2 | cut -d'+' -f1) | ||||
| YOSYS_COMMIT := $(shell echo $(YOSYS_VER) | cut -d'+' -f2) | ||||
|  | @ -187,7 +187,7 @@ endif | |||
| OBJS = kernel/version_$(GIT_REV).o | ||||
| 
 | ||||
| bumpversion: | ||||
| 	sed -i "/^YOSYS_VER := / s/+[0-9][0-9]*$$/+`git log --oneline 3aca860.. | wc -l`/;" Makefile | ||||
| #	sed -i "/^YOSYS_VER := / s/+[0-9][0-9]*$$/+`git log --oneline 3aca860.. | wc -l`/;" Makefile
 | ||||
| 
 | ||||
| ABCMKARGS = CC="$(CXX)" CXX="$(CXX)" ABC_USE_LIBSTDCXX=1 ABC_USE_NAMESPACE=abc VERBOSE=$(Q) | ||||
| 
 | ||||
|  |  | |||
|  | @ -6,7 +6,7 @@ import os | |||
| project = 'YosysHQ Yosys' | ||||
| author = 'YosysHQ GmbH' | ||||
| copyright ='2025 YosysHQ GmbH' | ||||
| yosys_ver = "0.57" | ||||
| yosys_ver = "0.58" | ||||
| 
 | ||||
| # select HTML theme | ||||
| html_theme = 'furo-ys' | ||||
|  |  | |||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue