3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-12-09 21:33:26 +00:00

Add new tests for ice40 architecture

This commit is contained in:
SergeyDegtyar 2019-08-20 07:50:05 +03:00
parent 749ff864aa
commit 153ec0541c
28 changed files with 901 additions and 0 deletions

7
tests/ice40/add_sub.ys Normal file
View file

@ -0,0 +1,7 @@
equiv_opt -map ../../techlibs/ice40/cells_sim.v synth_ice40
synth_ice40
select -assert-count 12 t:SB_LUT4
select -assert-count 7 t:SB_CARRY
select -assert-count 2 t:$logic_and
select -assert-count 2 t:$logic_or
write_verilog ./temp/add_sub_synth.v