mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

More write_xaiger cleanup

Browse source
This commit is contained in:
Eddie Hung 2019-06-12 10:00:57 -07:00
parent 4be417f6e1
commit 14e870d4c4
2 changed files with 13 additions and 41 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/techmap/abc9.cc
View file

@ -425,7 +425,7 @@ void abc9_module(RTLIL::Design *design, RTLIL::Module *current_module, std::stri
handle_loops(design);
Pass::call(design, stringf("write_xaiger -O -map %s/input.sym %s/input.xaig; ", tempdir_name.c_str(), tempdir_name.c_str()));
Pass::call(design, stringf("write_xaiger -map %s/input.sym %s/input.xaig; ", tempdir_name.c_str(), tempdir_name.c_str()));
#if 0
std::string buffer = stringf("%s/%s", tempdir_name.c_str(), "input.xaig");