mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-30 19:22:31 +00:00 
			
		
		
		
	yosys-smtbmc meminit support
This commit is contained in:
		
							parent
							
								
									209a3d9ffc
								
							
						
					
					
						commit
						14bfd3c5c1
					
				
					 4 changed files with 52 additions and 5 deletions
				
			
		
							
								
								
									
										18
									
								
								examples/smtbmc/demo7.v
									
										
									
									
									
										Normal file
									
								
							
							
						
						
									
										18
									
								
								examples/smtbmc/demo7.v
									
										
									
									
									
										Normal file
									
								
							|  | @ -0,0 +1,18 @@ | |||
| // Demo for memory initialization | ||||
| 
 | ||||
| module demo7 (input [2:0] addr); | ||||
| 	reg [15:0] memory [0:7]; | ||||
| 
 | ||||
| 	initial begin | ||||
| 		memory[0] = 1331; | ||||
| 		memory[1] = 1331 + 1; | ||||
| 		memory[2] = 1331 + 2; | ||||
| 		memory[3] = 1331 + 4; | ||||
| 		memory[4] = 1331 + 8; | ||||
| 		memory[5] = 1331 + 16; | ||||
| 		memory[6] = 1331 + 32; | ||||
| 		memory[7] = 1331 + 64; | ||||
| 	end | ||||
| 
 | ||||
| 	assert property (1000 < memory[addr] && memory[addr] < 2000); | ||||
| endmodule | ||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue