3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-26 21:16:03 +00:00

Updated verific build/test instructions

This commit is contained in:
Clifford Wolf 2014-07-25 12:16:03 +02:00
parent 91bf0c90c8
commit 1488bc0c4f
2 changed files with 12 additions and 14 deletions

View file

@ -1,11 +1,11 @@
verific -vlog2k ../../../yosys-bigsim/softusb_navre/rtl/softusb_navre.v
verific -vlog2k ../yosys-bigsim/softusb_navre/rtl/softusb_navre.v
verific -import softusb_navre
memory softusb_navre
flatten softusb_navre
rename softusb_navre gate
read_verilog ../../../yosys-bigsim/softusb_navre/rtl/softusb_navre.v
read_verilog ../yosys-bigsim/softusb_navre/rtl/softusb_navre.v
cd softusb_navre; proc; opt; memory; opt; cd ..
rename softusb_navre gold