mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-26 10:35:38 +00:00
Code Activity

Preparations for RTLIL::IdString redesign: cleanup of existing code

Browse source
This commit is contained in:
Clifford Wolf 2014-08-02 00:45:25 +02:00
parent 75ffd1643c
commit 14412e6c95
12 changed files with 71 additions and 32 deletions
Download patch file Download diff file Expand all files Collapse all files

10
kernel/celltypes.h
View file

@ -29,7 +29,7 @@
struct CellTypes
{
std::set<std::string> cell_types;
std::set<RTLIL::IdString> cell_types;
std::vector<const RTLIL::Design*> designs;
CellTypes()
@ -168,7 +168,7 @@ struct CellTypes
designs.clear();
}
bool cell_known(std::string type)
bool cell_known(RTLIL::IdString type)
{
if (cell_types.count(type) > 0)
return true;
@ -178,7 +178,7 @@ struct CellTypes
return false;
}
bool cell_output(std::string type, std::string port)
bool cell_output(RTLIL::IdString type, RTLIL::IdString port)
{
if (cell_types.count(type) == 0) {
for (auto design : designs)
@ -201,7 +201,7 @@ struct CellTypes
return false;
}
bool cell_input(std::string type, std::string port)
bool cell_input(RTLIL::IdString type, RTLIL::IdString port)
{
if (cell_types.count(type) == 0) {
for (auto design : designs)
@ -219,7 +219,7 @@ struct CellTypes
return false;
}
static RTLIL::Const eval(std::string type, const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
static RTLIL::Const eval(RTLIL::IdString type, const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len)
{
if (type == "$sshr" && !signed1)
type = "$shr";