mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-30 13:56:33 +00:00
Code Activity

genrtlil: even fastererer removeSignalFromCaseTree

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-03-26 16:55:08 +01:00
parent 7982102143
commit 13dc77a71c
1 changed files with 32 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

41
frontends/ast/genrtlil.cc
View file

@ -566,17 +566,40 @@ struct AST_INTERNAL::ProcessGenerator
// the third assignment. // the third assignment.
void removeSignalFromCaseTree(const pool<RTLIL::SigBit> &pattern_bits, const pool<RTLIL::Wire*> &pattern_wires, RTLIL::CaseRule *cs) void removeSignalFromCaseTree(const pool<RTLIL::SigBit> &pattern_bits, const pool<RTLIL::Wire*> &pattern_wires, RTLIL::CaseRule *cs)
{ {
for (auto it = cs->actions.begin(); it != cs->actions.end(); ++it) { // If pattern only uses one wire, we can check more efficiently
// Quick check: if the lvalue doesn't reference any pattern wires, skip if (pattern_wires.size() == 1) {
bool may_overlap = false; RTLIL::Wire *pattern_wire = *pattern_wires.begin();
for (auto &chunk : it->first.chunks()) { for (auto it = cs->actions.begin(); it != cs->actions.end(); ++it) {
if (chunk.wire != NULL && pattern_wires.count(chunk.wire)) { // Quick check using first/last bit heuristic
may_overlap = true; int sz = it->first.size();
break; if (sz == 0) continue;
RTLIL::Wire *first_wire = it->first[0].wire;
if (first_wire == pattern_wire ||
(sz > 1 && it->first[sz-1].wire == pattern_wire)) {
it->first.remove2(pattern_bits, &it->second);
} else if (first_wire != it->first[sz > 1 ? sz-1 : 0].wire) {
// Multiple wires - need full check
for (auto &chunk : it->first.chunks()) {
if (chunk.wire == pattern_wire) {
it->first.remove2(pattern_bits, &it->second);
break;
}
}
} }
} }
if (may_overlap) } else {
it->first.remove2(pattern_bits, &it->second); for (auto it = cs->actions.begin(); it != cs->actions.end(); ++it) {
// Quick check: if the lvalue doesn't reference any pattern wires, skip
bool may_overlap = false;
for (auto &chunk : it->first.chunks()) {
if (chunk.wire != NULL && pattern_wires.count(chunk.wire)) {
may_overlap = true;
break;
}
}
if (may_overlap)
it->first.remove2(pattern_bits, &it->second);
}
} }
for (auto it = cs->switches.begin(); it != cs->switches.end(); it++) for (auto it = cs->switches.begin(); it != cs->switches.end(); it++)