mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-02 02:48:49 +00:00
Code Activity

Use "write_edif -pvector bra" for Xilinx EDIF files

Browse source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2019-03-05 15:16:13 -08:00
parent 107d884804
commit 13844c7658
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/xilinx/synth_xilinx.cc
View file

@ -252,7 +252,7 @@ struct SynthXilinxPass : public Pass
if (check_label(active, run_from, run_to, "edif")) if (check_label(active, run_from, run_to, "edif"))
{ {
if (!edif_file.empty()) if (!edif_file.empty())
Pass::call(design, stringf("write_edif %s", edif_file.c_str())); Pass::call(design, stringf("write_edif -pvector bra %s", edif_file.c_str()));
} }
if (check_label(active, run_from, run_to, "blif")) if (check_label(active, run_from, run_to, "blif"))
{ {