mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-23 12:48:54 +00:00
Changed more code to dict<> and pool<>
This commit is contained in:
parent
f3a97b75c7
commit
137f35373f
5 changed files with 17 additions and 17 deletions
|
@ -56,7 +56,7 @@ namespace AST_INTERNAL {
|
|||
bool flag_dump_ast1, flag_dump_ast2, flag_dump_vlog, flag_nolatches, flag_nomem2reg, flag_mem2reg, flag_lib, flag_noopt, flag_icells, flag_autowire;
|
||||
AstNode *current_ast, *current_ast_mod;
|
||||
std::map<std::string, AstNode*> current_scope;
|
||||
const std::map<RTLIL::SigBit, RTLIL::SigBit> *genRTLIL_subst_ptr = NULL;
|
||||
const dict<RTLIL::SigBit, RTLIL::SigBit> *genRTLIL_subst_ptr = NULL;
|
||||
RTLIL::SigSpec ignoreThisSignalsInInitial;
|
||||
AstNode *current_top_block, *current_block, *current_block_child;
|
||||
AstModule *current_module;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue