mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-27 14:37:55 +00:00
Code Activity

xilinx: improve specify functionality

Browse source
This commit is contained in:
Eddie Hung 2020-02-12 15:25:30 -08:00
parent 46a89d7264
commit 12d70ca8fb
8 changed files with 547 additions and 466 deletions
Download patch file Download diff file Expand all files Collapse all files

4
techlibs/xilinx/abc9_unmap.v
View file

@ -29,10 +29,10 @@ module $__ABC9_FF_(input D, output Q);
assign Q = D;
endmodule
module $__ABC9_LUT6(input A, input [5:0] S, output Y);
module $__ABC9_RAM6(input A, input [5:0] S, output Y);
assign Y = A;
endmodule
module $__ABC9_LUT7(input A, input [6:0] S, output Y);
module $__ABC9_RAM7(input A, input [6:0] S, output Y);
assign Y = A;
endmodule