mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-07 03:31:24 +00:00
Code Activity

Revert "Merge pull request #1280 from YosysHQ/revert-1266-eddie/ice40_full_adder"

Browse source 
This reverts commit c851dc1310, reversing
changes made to f54bf1631f.
This commit is contained in:
Eddie Hung 2019-08-12 12:06:45 -07:00
parent 78b30bbb11
commit 12c692f6ed
20 changed files with 181 additions and 181 deletions
Download patch file Download diff file Expand all files Collapse all files

9
techlibs/ice40/tests/test_arith.ys
View file

@ -1,6 +1,5 @@
read_verilog test_arith.v
synth_ice40
techmap -map ../cells_sim.v
rename test gate
read_verilog test_arith.v
@ -8,3 +7,11 @@ rename test gold
miter -equiv -flatten -make_outputs gold gate miter
sat -verify -prove trigger 0 -show-ports miter
synth_ice40 -top gate
read_verilog test_arith.v
rename test gold
miter -equiv -flatten -make_outputs gold gate miter
sat -verify -prove trigger 0 -show-ports miter