mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-07 06:33:24 +00:00
Added read_verilog -norestrict -assume-asserts
This commit is contained in:
parent
17233b11e1
commit
1276c87a56
4 changed files with 40 additions and 5 deletions
|
@ -54,6 +54,12 @@ namespace VERILOG_FRONTEND
|
|||
// running in -formal mode
|
||||
extern bool formal_mode;
|
||||
|
||||
// running in -norestrict mode
|
||||
extern bool norestrict_mode;
|
||||
|
||||
// running in -assume-asserts mode
|
||||
extern bool assume_asserts_mode;
|
||||
|
||||
// running in -lib mode
|
||||
extern bool lib_mode;
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue