mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-13 09:26:16 +00:00
Code Activity

semi cleanup

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-05-23 21:13:02 +02:00
parent 91503e07dc
commit 125797bbb3
5 changed files with 3 additions and 17 deletions
Download patch file Download diff file Expand all files Collapse all files

4
backends/rtlil/rtlil_backend.cc
View file

@ -410,17 +410,13 @@ void RTLIL_BACKEND::dump_design(std::ostream &f, RTLIL::Design *design, bool onl
f << stringf("autoidx %d\n", autoidx);
}
log("dumping %zu modules\n", design->modules().size());
log("selected is .%s. %d\n", design->selected_active_module.c_str(), only_selected);
for (auto module : design->modules()) {
log("dumping module %s %d\n", module->name.c_str(), design->selected(module));
if (!only_selected || design->selected(module)) {
if (only_selected)
f << stringf("\n");
dump_module(f, "", module, design, only_selected, flag_m, flag_n);
}
}
log("dumped modules\n");
log_assert(init_autoidx == autoidx);
}