mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-30 19:22:31 +00:00 
			
		
		
		
	Update memory_dff naming
This commit is contained in:
		
							parent
							
								
									e1fc67a693
								
							
						
					
					
						commit
						12137c7ac4
					
				
					 1 changed files with 3 additions and 3 deletions
				
			
		|  | @ -507,11 +507,11 @@ struct MemoryDffWorker | |||
| 
 | ||||
| 		merger.remove_output_ff(bits); | ||||
| 		if (ff.has_ce && !ff.pol_ce) | ||||
| 			ff.sig_ce = module->LogicNot(NEW_ID, ff.sig_ce); | ||||
| 			ff.sig_ce = module->LogicNot(NEW_MEM_ID_SUFFIX("ce"), ff.sig_ce); // SILIMATE: Improve the naming
 | ||||
| 		if (ff.has_arst && !ff.pol_arst) | ||||
| 			ff.sig_arst = module->LogicNot(NEW_ID, ff.sig_arst); | ||||
| 			ff.sig_arst = module->LogicNot(NEW_MEM_ID_SUFFIX("arst"), ff.sig_arst); // SILIMATE: Improve the naming
 | ||||
| 		if (ff.has_srst && !ff.pol_srst) | ||||
| 			ff.sig_srst = module->LogicNot(NEW_ID, ff.sig_srst); | ||||
| 			ff.sig_srst = module->LogicNot(NEW_MEM_ID_SUFFIX("srst"), ff.sig_srst); // SILIMATE: Improve the naming
 | ||||
| 		port.clk = ff.sig_clk; | ||||
| 		port.clk_enable = true; | ||||
| 		port.clk_polarity = ff.pol_clk; | ||||
|  |  | |||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue