mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-10 21:20:53 +00:00
Code Activity

experimental src decomposition, broken RTLIL dump

Browse source
This commit is contained in:
Emil J. Tywoniak 2024-06-24 17:55:44 +02:00
parent 74a1dd99ac
commit 120fedbf68
9 changed files with 37 additions and 25 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/sat/assertpmux.cc
View file

@ -175,7 +175,7 @@ struct AssertpmuxWorker
Cell *assert_cell = module->addAssert(NEW_ID, assert_a, assert_en);
if (pmux->attributes.count(ID::src) != 0)
assert_cell->attributes[ID::src] = pmux->attributes.at(ID::src);
assert_cell->set_src_attribute(pmux->get_src_attribute());
}
};

2
passes/sat/sat.cc
View file

@ -685,7 +685,7 @@ struct SatHelper
std::string module_fname = "unknown";
auto apos = module->attributes.find(ID::src);
if(apos != module->attributes.end())
module_fname = module->attributes[ID::src].decode_string();
module_fname = module->get_src_attribute();
fprintf(f, "$date\n");
fprintf(f, " %s\n", stime);