mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-02 12:37:53 +00:00
Code Activity

Add tests for ECP5 architecture

Browse source
This commit is contained in:
SergeyDegtyar 2019-09-03 11:53:37 +03:00
parent 7e8f7f4c59
commit 11f330ed22
40 changed files with 3201 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

17
tests/ecp5/latches.ys Normal file
View file

@ -0,0 +1,17 @@
read_verilog latches.v
design -save read
proc
async2sync # converts latches to a 'sync' variant clocked by a 'super'-clock
flatten
synth_ecp5
equiv_opt -assert -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
design -load read
synth_ecp5
cd top
select -assert-count 4 t:LUT4
select -assert-count 1 t:PFUMX
select -assert-none t:LUT4 t:PFUMX %% t:* %D
write_verilog latches_synth.v