mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-21 13:23:40 +00:00
Code Activity

Refactoring: Renamed RTLIL::Design::modules to modules_

Browse source
This commit is contained in:
Clifford Wolf 2014-07-27 10:18:00 +02:00
parent d088854b47
commit 10e5791c5e
73 changed files with 223 additions and 223 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/techmap/iopadmap.cc
View file

@ -111,7 +111,7 @@ struct IopadmapPass : public Pass {
}
extra_args(args, argidx, design);
for (auto &it : design->modules)
for (auto &it : design->modules_)
{
RTLIL::Module *module = it.second;