3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 21:27:00 +00:00

Refactoring: Renamed RTLIL::Design::modules to modules_

This commit is contained in:
Clifford Wolf 2014-07-27 10:18:00 +02:00
parent d088854b47
commit 10e5791c5e
73 changed files with 223 additions and 223 deletions

View file

@ -149,7 +149,7 @@ struct ProcCleanPass : public Pass {
extra_args(args, 1, design);
for (auto &mod_it : design->modules) {
for (auto &mod_it : design->modules_) {
std::vector<std::string> delme;
if (!design->selected(mod_it.second))
continue;