mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-08 02:31:26 +00:00
Code Activity

Refactoring: Renamed RTLIL::Design::modules to modules_

Browse source
This commit is contained in:
Clifford Wolf 2014-07-27 10:18:00 +02:00
parent d088854b47
commit 10e5791c5e
73 changed files with 223 additions and 223 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/cmds/delete.cc
View file

@ -66,7 +66,7 @@ struct DeletePass : public Pass {
std::vector<std::string> delete_mods;
for (auto &mod_it : design->modules)
for (auto &mod_it : design->modules_)
{
if (design->selected_whole_module(mod_it.first) && !flag_input && !flag_output) {
delete_mods.push_back(mod_it.first);
@ -134,8 +134,8 @@ struct DeletePass : public Pass {
}
for (auto &it : delete_mods) {
delete design->modules.at(it);
design->modules.erase(it);
delete design->modules_.at(it);
design->modules_.erase(it);
}
}
} DeletePass;