mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-02 17:30:24 +00:00
Code Activity

Refactoring: Renamed RTLIL::Design::modules to modules_

Browse source
This commit is contained in:
Clifford Wolf 2014-07-27 10:18:00 +02:00
parent d088854b47
commit 10e5791c5e
73 changed files with 223 additions and 223 deletions
Download patch file Download diff file Expand all files Collapse all files

8
passes/cmds/copy.cc
View file

@ -41,14 +41,14 @@ struct CopyPass : public Pass {
std::string src_name = RTLIL::escape_id(args[1]);
std::string trg_name = RTLIL::escape_id(args[2]);
if (design->modules.count(src_name) == 0)
if (design->modules_.count(src_name) == 0)
log_cmd_error("Can't find source module %s.\n", src_name.c_str());
if (design->modules.count(trg_name) != 0)
if (design->modules_.count(trg_name) != 0)
log_cmd_error("Target module name %s already exists.\n", trg_name.c_str());
design->modules[trg_name] = design->modules.at(src_name)->clone();
design->modules[trg_name]->name = trg_name;
design->modules_[trg_name] = design->modules_.at(src_name)->clone();
design->modules_[trg_name]->name = trg_name;
}
} CopyPass;