mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 21:39:14 +00:00
hierarchy.cc: Tidying
This commit is contained in:
parent
5d2d544109
commit
10a55119a9
1 changed files with 2 additions and 4 deletions
|
|
@ -299,12 +299,10 @@ struct IFExpander
|
||||||
const RTLIL::SigSpec &conn_signals)
|
const RTLIL::SigSpec &conn_signals)
|
||||||
{
|
{
|
||||||
// Does the connection look like an interface
|
// Does the connection look like an interface
|
||||||
const auto &bits = conn_signals;
|
|
||||||
if (
|
if (
|
||||||
bits.size() != 1 ||
|
conn_signals.size() != 1 ||
|
||||||
bits[0].wire == nullptr ||
|
|
||||||
!bits[0].wire->get_bool_attribute(ID::is_interface) ||
|
|
||||||
conn_signals[0].wire == nullptr ||
|
conn_signals[0].wire == nullptr ||
|
||||||
|
conn_signals[0].wire->get_bool_attribute(ID::is_interface) == false ||
|
||||||
conn_signals[0].wire->name.str().find("$dummywireforinterface") != 0
|
conn_signals[0].wire->name.str().find("$dummywireforinterface") != 0
|
||||||
)
|
)
|
||||||
return;
|
return;
|
||||||
|
|
|
||||||
Loading…
Add table
Add a link
Reference in a new issue