mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-29 01:18:46 +00:00
Code Activity

Added examples/aiger/

Browse source
This commit is contained in:
Clifford Wolf 2016-12-01 13:42:17 +01:00
parent 88b9733253
commit 105b6374ae
4 changed files with 53 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

12
examples/aiger/demo.v Normal file
View file

@ -0,0 +1,12 @@
module demo(input clk, reset, ctrl);
localparam NBITS = 10;
reg [NBITS-1:0] counter;
initial counter[NBITS-2] = 0;
initial counter[0] = 1;
always @(posedge clk) begin
counter <= reset ? 0 : ctrl ? counter + 1 : counter - 1;
assume(counter != 0);
assume(counter != 1 << (NBITS-1));
assert(counter != (1 << NBITS)-1);
end
endmodule