mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 02:45:52 +00:00
Code Activity

docs: more tidying

Browse source 
Fix 010 pdf link.
Swap yosys script code blocks for literal includes.
Fix broken example code.
This commit is contained in:
Krystine Sherwin 2023-11-16 09:46:47 +13:00
parent bb7ebec38c
commit 0fb511905a
No known key found for this signature in database
4 changed files with 50 additions and 62 deletions
Download patch file Download diff file Expand all files Collapse all files

2
docs/source/appendix/APPNOTE_010_Verilog_to_BLIF.rst
View file

@ -29,7 +29,7 @@ Download
========
This document was originally published in April 2015:
:download:`Converting Verilog to BLIF PDF</_downloads/APPNOTE_012_Verilog_to_BTOR.pdf>`
:download:`Converting Verilog to BLIF PDF</_downloads/APPNOTE_010_Verilog_to_BLIF.pdf>`
..
Installation