mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 05:30:53 +00:00
Code Activity

Progress on AppNote 011

Browse source
This commit is contained in:
Clifford Wolf 2013-12-02 12:54:21 +01:00
parent 6e227e3666
commit 0f4055d4c6
5 changed files with 77 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

16
manual/APPNOTE_011_Design_Investigation/submod.ys Normal file
View file

@ -0,0 +1,16 @@
read_verilog memdemo.v
proc; opt; memory; opt
cd memdemo
select -set outstage y %ci2:+$dff[Q,D] %ci*:-$mux[S]:-$dff
select -set selstage y %ci2:+$dff[Q,D] %ci*:-$dff @outstage %d
select -set scramble mem* %ci2 %ci*:-$dff mem* %d @selstage %d
submod -name scramble @scramble
submod -name outstage @outstage
submod -name selstage @selstage
cd ..
show -format dot -prefix submod_00 memdemo
show -format dot -prefix submod_01 scramble
show -format dot -prefix submod_02 outstage
show -format dot -prefix submod_03 selstage