mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 17:15:33 +00:00
Code Activity

Add tests for implicit wires in generate blocks.

Browse source 
Signed-off-by: Yannick Lamarre <yan.lamarre@gmail.com>
This commit is contained in:
Yannick Lamarre 2024-02-23 21:33:14 -05:00
parent e9cd6ca9e8
commit 0f22f106e9
2 changed files with 36 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

20
tests/verilog/genblk_wire.sv Normal file
View file

@ -0,0 +1,20 @@
module gold(a, b);
output wire [1:0] a;
input wire [1:0] b;
genvar i;
for (i = 0; i < 2; i++) begin
wire x;
assign x = b[i];
assign a[i] = x;
end
endmodule
module gate(a, b);
output wire [1:0] a;
input wire [1:0] b;
genvar i;
for (i = 0; i < 2; i++) begin
assign x = b[i];
assign a[i] = x;
end
endmodule

16
tests/verilog/genblk_wire.ys Normal file
View file

@ -0,0 +1,16 @@
#logger -expect warning "Identifier `\\genblk1[0].x' is implicitly declared." 1
#logger -expect warning "Identifier `\\genblk1[1].x' is implicitly declared." 1
read_verilog -sv genblk_wire.sv
select -assert-count 1 gate/genblk1[0].x
select -assert-count 1 gate/genblk1[1].x
select -assert-count 0 gate/genblk1[2].x
select -assert-count 1 gold/genblk1[0].x
select -assert-count 1 gold/genblk1[1].x
select -assert-count 0 gold/genblk1[2].x
proc
equiv_make gold gate equiv
equiv_simple
equiv_status -assert