mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-31 15:24:57 +00:00
Code Activity

PLLs

Browse source
This commit is contained in:
Miodrag Milanovic 2024-03-12 15:23:42 +01:00
parent 200e1a7bfe
commit 0ecc2e597f
5 changed files with 230 additions and 169 deletions
Download patch file Download diff file Expand all files Collapse all files

23
techlibs/nanoxplore/cells_bb_m.v
View file

@ -378,3 +378,26 @@ module NX_DSP(A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12, A13, A14, A15,
parameter std_mode = "";
endmodule
(* blackbox *)
module NX_PLL(REF, FBK, VCO, D1, D2, D3, OSC, RDY);
output D1;
output D2;
output D3;
input FBK;
output OSC;
output RDY;
input REF;
output VCO;
parameter clk_outdiv1 = 0;
parameter clk_outdiv2 = 0;
parameter clk_outdiv3 = 0;
parameter ext_fbk_on = 1'b0;
parameter fbk_delay = 0;
parameter fbk_delay_on = 1'b0;
parameter fbk_div_on = 1'b0;
parameter fbk_intdiv = 2;
parameter location = "";
parameter ref_div_on = 1'b0;
parameter vco_range = 0;
endmodule