mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 05:19:11 +00:00 
			
		
		
		
	fix wide luts
This commit is contained in:
		
							parent
							
								
									df8390f5df
								
							
						
					
					
						commit
						0e5dbc4abc
					
				
					 2 changed files with 22 additions and 19 deletions
				
			
		| 
						 | 
				
			
			@ -15,33 +15,36 @@ select -assert-none t:LUT3 t:IBUF t:OBUF %% t:* %D
 | 
			
		|||
design -load read
 | 
			
		||||
hierarchy -top mux4
 | 
			
		||||
proc
 | 
			
		||||
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin -nowidelut # equivalency check
 | 
			
		||||
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
 | 
			
		||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
 | 
			
		||||
cd mux4 # Constrain all select calls below inside the top module
 | 
			
		||||
select -assert-count 2 t:LUT4
 | 
			
		||||
select -assert-count 4 t:LUT4
 | 
			
		||||
select -assert-count 2 t:MUX2_LUT5
 | 
			
		||||
select -assert-count 1 t:MUX2_LUT6
 | 
			
		||||
select -assert-count 6 t:IBUF
 | 
			
		||||
select -assert-count 1 t:OBUF
 | 
			
		||||
 | 
			
		||||
select -assert-none t:LUT4 t:IBUF t:OBUF %% t:* %D
 | 
			
		||||
select -assert-none t:LUT4 t:MUX2_LUT6 t:MUX2_LUT5 t:IBUF t:OBUF %% t:* %D
 | 
			
		||||
 | 
			
		||||
design -load read
 | 
			
		||||
hierarchy -top mux8
 | 
			
		||||
proc
 | 
			
		||||
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin -nowidelut # equivalency check
 | 
			
		||||
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
 | 
			
		||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
 | 
			
		||||
cd mux8 # Constrain all select calls below inside the top module
 | 
			
		||||
select -assert-count 11 t:IBUF
 | 
			
		||||
select -assert-count 1 t:OBUF
 | 
			
		||||
 | 
			
		||||
select -assert-none t:LUT4 t:IBUF t:OBUF %% t:* %D
 | 
			
		||||
select -assert-none t:LUT4 t:MUX2_LUT6 t:MUX2_LUT5 t:IBUF t:OBUF %% t:* %D
 | 
			
		||||
 | 
			
		||||
design -load read
 | 
			
		||||
hierarchy -top mux16
 | 
			
		||||
proc
 | 
			
		||||
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin -nowidelut # equivalency check
 | 
			
		||||
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
 | 
			
		||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
 | 
			
		||||
cd mux16 # Constrain all select calls below inside the top module
 | 
			
		||||
select -assert-count 20 t:IBUF
 | 
			
		||||
select -assert-count 1 t:OBUF
 | 
			
		||||
show
 | 
			
		||||
 | 
			
		||||
select -assert-none t:LUT4 t:LUT3 t:IBUF t:OBUF %% t:* %D
 | 
			
		||||
select -assert-none t:LUT4 t:MUX2_LUT6 t:MUX2_LUT5 t:MUX2_LUT6 t:MUX2_LUT7 t:MUX2_LUT8 t:IBUF t:OBUF %% t:* %D
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue