mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-10 17:26:17 +00:00
Make opt_dff -sat conflict with -keepdc.
This commit is contained in:
parent
46cbeab720
commit
0e56ca02ed
2 changed files with 44 additions and 2 deletions
|
|
@ -54,3 +54,36 @@ design -copy-from gate -as gate test_case
|
|||
equiv_make gold gate equiv
|
||||
equiv_induct equiv
|
||||
equiv_status -assert
|
||||
|
||||
# verify keepdc exclusivity
|
||||
design -reset
|
||||
read_verilog -sv <<EOT
|
||||
module test_case(input clk, input d, output reg a, output reg b);
|
||||
initial a = 1'b0;
|
||||
initial b = 1'b0;
|
||||
always @(posedge clk) a <= d;
|
||||
always @(posedge clk) b <= d | 1'bx;
|
||||
endmodule
|
||||
EOT
|
||||
hierarchy -top test_case
|
||||
proc
|
||||
techmap
|
||||
opt_dff -sat
|
||||
opt_clean -purge
|
||||
select -assert-count 1 t:$_DFF_P_
|
||||
|
||||
|
||||
design -reset
|
||||
read_verilog -sv <<EOT
|
||||
module test_case(input clk, input d, output reg a, output reg b);
|
||||
initial a = 1'b0;
|
||||
initial b = 1'b0;
|
||||
always @(posedge clk) a <= d;
|
||||
always @(posedge clk) b <= d | 1'bx;
|
||||
endmodule
|
||||
EOT
|
||||
hierarchy -top test_case
|
||||
proc
|
||||
techmap
|
||||
logger -expect error "The -sat and -keepdc options are mutually exclusive." 1
|
||||
opt_dff -sat -keepdc
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue