mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-19 07:16:27 +00:00
Code Activity

Use read_techlib where applicable

Browse source
This commit is contained in:
Miodrag Milanovic 2026-06-12 10:01:24 +02:00
parent cf316ad85e
commit 0dfbd13fe7
38 changed files with 64 additions and 64 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/microchip/CMakeLists.txt
View file

@ -47,7 +47,7 @@ yosys_pass(synth_microchip
opt_expr
peepopt
proc
read_verilog
read_techlib
select
setattr
share

2
techlibs/microchip/synth_microchip.cc
View file

@ -260,7 +260,7 @@ struct SynthMicrochipPass : public ScriptPass {
if (check_label("begin")) {
std::string read_args;
read_args += " -lib -specify +/microchip/cells_sim.v";
run("read_verilog" + read_args);
run("read_techlib" + read_args);
run(stringf("hierarchy -check %s", top_opt));
}