3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-29 20:18:53 +00:00

Use read_techlib where applicable

This commit is contained in:
Miodrag Milanovic 2026-06-12 10:01:24 +02:00
parent cf316ad85e
commit 0dfbd13fe7
38 changed files with 64 additions and 64 deletions

View file

@ -19,7 +19,7 @@ yosys_pass(synth_fabulous
opt_expr
peepopt
proc
read_verilog
read_techlib
share
stat
techmap

View file

@ -261,14 +261,14 @@ struct SynthPass : public ScriptPass
void script() override
{
if (plib.empty())
run(stringf("read_verilog %s -lib +/fabulous/prims.v", complexdff ? "-DCOMPLEX_DFF" : ""));
run(stringf("read_techlib %s -lib +/fabulous/prims.v", complexdff ? "-DCOMPLEX_DFF" : ""));
else
run("read_verilog -lib " + plib);
run("read_techlib -lib " + plib);
if (help_mode) {
run("read_verilog -lib <extra_plib.v>", "(for each -extra-plib)");
run("read_techlib -lib <extra_plib.v>", "(for each -extra-plib)");
} else for (auto lib : extra_plib) {
run("read_verilog -lib " + lib);
run("read_techlib -lib " + lib);
}
if (check_label("begin")) {