3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-27 02:58:48 +00:00

Use read_techlib where applicable

This commit is contained in:
Miodrag Milanovic 2026-06-12 10:01:24 +02:00
parent cf316ad85e
commit 0dfbd13fe7
38 changed files with 64 additions and 64 deletions

View file

@ -20,7 +20,7 @@ yosys_pass(synth_efinix
opt
opt_expr
proc
read_verilog
read_techlib
simplemap
stat
synth

View file

@ -141,7 +141,7 @@ struct SynthEfinixPass : public ScriptPass
{
if (check_label("begin"))
{
run("read_verilog -lib +/efinix/cells_sim.v");
run("read_techlib -lib +/efinix/cells_sim.v");
run(stringf("hierarchy -check %s", help_mode ? "-top <top>" : top_opt));
}