mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-14 03:04:45 +00:00
Code Activity

fixup! ast: add GC for dev debugging

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-04-25 11:00:19 +02:00
parent d8cae1d904
commit 0d8ea6f8c3
2 changed files with 2 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/verilog/verilog_frontend.cc
View file

@ -536,7 +536,7 @@ struct VerilogFrontend : public Frontend {
if (AST::AstModule* am = dynamic_cast<AST::AstModule*>(m))
Tagger::get().tag(am->ast);
Tagger::get().dump_untagged();
// Tagger::get().dump_untagged();
#endif
if (!flag_nopp)