mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-04-26 13:53:34 +00:00
Code Activity

Merge pull request #5512 from YosysHQ/emil/turbo-celltypes

Browse source 
celltypes: compile-time lookup tables for internal cells
This commit is contained in:
Emil J 2026-03-04 14:47:57 +00:00 • committed by GitHub
commit 0d7a875675
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
30 changed files with 945 additions and 355 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/techmap/abc.cc
View file

@ -43,7 +43,7 @@
#include "kernel/register.h"
#include "kernel/sigtools.h"
#include "kernel/celltypes.h"
#include "kernel/newcelltypes.h"
#include "kernel/ffinit.h"
#include "kernel/ff.h"
#include "kernel/cost.h"
@ -2455,7 +2455,7 @@ struct AbcPass : public Pass {
continue;
}
CellTypes ct(design);
NewCellTypes ct(design);
std::vector<RTLIL::Cell*> all_cells = mod->selected_cells();
pool<RTLIL::Cell*> unassigned_cells(all_cells.begin(), all_cells.end());

2
passes/techmap/abc9_ops.cc
View file

@ -21,7 +21,7 @@
#include "kernel/register.h"
#include "kernel/sigtools.h"
#include "kernel/utils.h"
#include "kernel/celltypes.h"
#include "kernel/newcelltypes.h"
#include "kernel/timinginfo.h"
#include <optional>