mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

read_liberty: s/busses/buses/

Browse source
This commit is contained in:
Martin Povišer 2024-11-12 13:33:41 +01:00
parent 56a9202a97
commit 0d5c412807
2 changed files with 8 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

6
tests/liberty/options_test.ys
View file

@ -1,11 +1,11 @@
# Test memory macro gets ignored due to -ignore_busses
# Test memory macro gets ignored due to -ignore_buses
read_verilog -noblackbox <<EOF
module RM_IHPSG13_1P_64x64_c2_bm_bist();
endmodule
EOF
read_liberty -lib -ignore_busses foundry_data/RM_IHPSG13_1P_64x64_c2_bm_bist_typ_1p20V_25C.lib.filtered.gz
read_liberty -lib -ignore_buses foundry_data/RM_IHPSG13_1P_64x64_c2_bm_bist_typ_1p20V_25C.lib.filtered.gz
# Test memory macro doesn't get ignored without -ignore_busses
# Test memory macro doesn't get ignored without -ignore_buses
# and check the area and capacitance attributes are populated
design -reset
read_liberty -lib foundry_data/RM_IHPSG13_1P_64x64_c2_bm_bist_typ_1p20V_25C.lib.filtered.gz