mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-12-07 20:42:26 +00:00
Code Activity

Update CHANGELOG and manual

Browse source
This commit is contained in:
Miodrag Milanovic 2022-04-04 16:53:47 +02:00
parent 75f4847689
commit 0d3bf9e725
2 changed files with 63 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

9
CHANGELOG
View file

@ -4,6 +4,15 @@ List of major changes and improvements between releases
Yosys 0.15 .. Yosys 0.15-dev
--------------------------
* Various
- Added BTOR2 witness file co-simulation.
- Simulation calls external vcd2fst for VCD conversion.
- Added fst2tb pass - generates testbench for the circuit using
the given top-level module and simulus signal from FST file.
- yosys-smtbmc: Option to keep going after failed assertions in BMC mode
* Verific support
- Import modules in alphabetic (reproducable) order.
Yosys 0.14 .. Yosys 0.15
--------------------------