mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-12 20:18:20 +00:00
write_cxxrtl: ignore disconnected module ports.
E.g. port `q` in `submod x(.p(p), .q());`. Fixes #1920.
This commit is contained in:
parent
f44b287f8e
commit
0d0bf9c4a2
|
@ -970,6 +970,8 @@ struct CxxrtlWorker {
|
||||||
continue;
|
continue;
|
||||||
}
|
}
|
||||||
if (cell->output(conn.first)) {
|
if (cell->output(conn.first)) {
|
||||||
|
if (conn.second.empty())
|
||||||
|
continue; // ignore disconnected ports
|
||||||
f << indent;
|
f << indent;
|
||||||
dump_sigspec_lhs(conn.second);
|
dump_sigspec_lhs(conn.second);
|
||||||
f << " = " << mangle(cell) << "." << mangle_wire_name(conn.first) << ".curr;\n";
|
f << " = " << mangle(cell) << "." << mangle_wire_name(conn.first) << ".curr;\n";
|
||||||
|
|
Loading…
Reference in a new issue