mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-01 18:38:48 +00:00
Code Activity

preproc: test coverage for #2712

Browse source
This commit is contained in:
Zachary Snow 2021-03-30 09:38:00 -04:00 • committed by Zachary Snow
parent b7ea71e6e3
commit 0ccc7229c0
3 changed files with 18 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

7
tests/verilog/ifdef_nest.ys Normal file
View file

@ -0,0 +1,7 @@
read_verilog <<EOF
`ifndef a
`ifdef b
`endif
`else
`endif
EOF

4
tests/verilog/ifdef_unterminated.ys Normal file
View file

@ -0,0 +1,4 @@
logger -expect error "Unterminated preprocessor conditional!" 1
read_verilog <<EOF
`ifndef a
EOF

7
tests/verilog/unmatched_endif_2.ys Normal file
View file

@ -0,0 +1,7 @@
logger -expect error "Found `endif outside of macro conditional branch!" 1
read_verilog <<EOF
`ifndef a
`else
`endif
`endif
EOF