mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-23 17:15:33 +00:00
Added SigPool::check(bit)
This commit is contained in:
parent
ddd31a0b66
commit
0c86d6106c
2 changed files with 7 additions and 2 deletions
|
@ -93,6 +93,11 @@ struct SigPool
|
|||
return result;
|
||||
}
|
||||
|
||||
bool check(RTLIL::SigBit bit)
|
||||
{
|
||||
return bit.wire != NULL && bits.count(bit);
|
||||
}
|
||||
|
||||
bool check_any(RTLIL::SigSpec sig)
|
||||
{
|
||||
for (auto &bit : sig)
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue